# PROCEEDINGS OF THE 2011 INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS & ALGORITHMS

# ERSA<sup>2</sup>

# **Editor**

# **Toomas P. Plaks**

**Associate Editors** 

Shiu-Kai Chin, Pedro C. Diniz William L. Harrison, Roman Lysecky



<sup>©</sup>CSREA Press

This volume contains papers presented at The 2011 International Conference on Engineering of Reconfigurable Systems & Algorithms (ERSA'11). Their inclusion in this publication does not necessarily constitute endorsements by editors or by the publisher.

## **Copyright and Reprint Permission**

Copying without a fee is permitted provided that the copies are not made or distributed for direct commercial advantage, and credit to source is given. Abstracting is permitted with credit to the source. Please contact the publisher for other copying, reprint, or republication permission.

Copyright <sup>©</sup> 2011 CSREA Press ISBN: 1-60132-177-5 Printed in the United States of America

> CSREA Press U. S. A.

# ERSA'11

# ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS

The international conference on Engineering of Reconfigurable Systems and Algorithms (ERSA) was founded in 2001 and, since then, has been held each year in Las Vegas.

ERSA conference focuses on different approaches in engineering of reconfigurable systems: in hardware design and in implementing of algorithms; including theory, architecture, algorithms, design systems and applications that demonstrate the benefits of reconfigurable computing. ERSA conference solicits papers from all aspects of reconfigurable computing, including classical programmable logic, as well as configurable multiprogramming related papers.

Topics of interest include but are not limited to:

- Theory Synthesis, Mapping, Parallelization, Partitioning...
- Software CAD, Languages, Compilers, Operating Systems...
- Hardware Adaptive and Dynamic Hardware, Reconfigurable Architectures...
- Applications Mobile Computing, Automotive Industry, Smart Cameras...

ERSA conference explores emerging trends and novel ideas in the area of parallel, reconfigurable, high-performance computing architecture, design methods and applications. ERSA is promoting multidisciplinary research and new visionary approaches including bio-inspired architectures, computational biology, physics etc.

ERSA conference brings together leading scientists and researchers from academia and industry. ERSA is aiming to provide a forum where new research results can be quickly published and presented to research community, where people can discuss and share the latest ideas without a long publishing time. Only one and half months are required from submitting a paper to presenting it at the conference when following late CFP option. Late papers, which are not ready for conference time publication, are published in post-conference proceedings, in the official ERSA proceedings. All conference proceedings/books are considered for inclusion in major database indexes.

After the conference, best ERSA papers are published in special issues of reputable international journals: in The Journal of Supercomputing (Springer), IEEE TVLSI, ACM Transactions on Embedded Computing Systems.

This year, the program includes keynote and invited papers, invited and regular session, regular papers, short papers and posters. Finally, ERSA has two hot topics this year:

- Reconfigurable and Evolvable Hardware Architectures
- Security: Threats and Solutions

I hope that the ERSA conference, covering different aspects of reconfiguration techniques, will raise your awareness about the scope of reconfigurable or adaptive computing.

I would like to thank the authors for submitting their papers to ERSA'11 and for preparing the final versions of their papers for due date. I hope you all will have successful and enjoyable meeting in Las Vegas this year and I hope to meet you again in next years. I would like to extend my deepest gratitude

for the efforts extended by the ERSA'11 Program Committee and to all external reviewers for their careful reading of all of the submitted papers.

Last but not least, I would like to thank the organizing team of The 2011 World Congress in Computer Science, Computer Engineering, and Applied Computing, and, especially, the General Chair Prof. Hamid Arabnia, for the continuous support and help in organizing the ERSA conference.

Toomas P. Plaks ERSA Chairman London May, 2011

## ERSA'11 SPONSORS





Research

## ERSA'11 Conference Organisation

#### **Conference Chair**

Dr. Toomas P. Plaks London, UK

#### **Co-Chairs**

Prof. Pao-Ann Hsiung	Cheng University, Taiwan
Dr. Christian Plessl	Univ. of Paderborn, Germany
Dr. Greg Stitt	Univ. of Florida, USA

#### **Advisory Board**

Prof. Reiner Hartenstein Informatik (CS&E dept.) at TU Kaiserslautern Germany

#### **Steering Committee**

Prof. David Andrews Prof. Peter Athanas Prof. Stephan Brown Dr. Steven A. Guccione Prof. Masanori Hariyama Prof. Krzysztof Kuchcinski Prof. Wayne Luk Prof. Bernard Pottier Prof. Marco Platzner Dr. Eric Stahlberg Prof. Viktor K. Prasanna Univ. of Southern California USA Dr. Nick Tredennick Gilder Technology Report USA

Univ. of Kansas, USA Virginia Tech., USA Univ. of Toronto, Canada CMPWare Inc., USA Tohoku Univ., Japan Lund Univ., Sweden Imperial College, UK Univ. of Bretagne Occidentale, France Univ. of Paderborn, Germany OpenFPGA, USA

#### **Programme Committee**

Andrews David Athanas Peter Beckett Paul Bretschneider Timo Rolf Brown Stephan Caffarena Gabriel Diniz Pedro Doss Christopher C. Gogniat Guy Gorgon Marek Goulart Victor Guccione Steven Ha Yajun Hanna Darrin Hannig Frank Hariyama Masanori Harkin Jim Herbordt Martin Hochberger Christian Hsiung Pao-Ann Jang Ju-wook Jrvinen Kimmo Jean Jack Kastner Rvan **Kitsos** Paris Koester Markus Kuchcinski Krzysztof Lam Herman Lavenier Dominique Lee Jaehwan Lee Jeong A Lee Jooheung Leeser Miriam Liang Xuejun Ou Jingzhao Patterson Cameron Platzner Marco Plessl Christian Porrmann Mario Pottier Bernard Prasanna Viktor Robinson William H. Rotondi Guido Santambrogio Marco Domenico Sawitzki Sergei Sethuraman Bala Siemers Christian Silvano Cristina Smith Melissa C. Stahlberg Eric Stitt Greg Streichert Thilo Thomas David Torresen Jim Vitabile Salvatore Ziavras Sotirios G. Zipf Peter

Univ. of Arkansas, USA Virginia Tech., USA RMIT Univ., Australia Nanyang Technological Univ., Singapore Univ. of Toronto, Canada Univ. CEU San Pablo, Spain Univ. of California at Santa Barbara, USA North Carolina A & T State Univ., USA Univ. of South Britanny, France AGH Univ. of Technology, Poland Kyushu Univ., Japan Cmpware, USA National Univ. of Singapore, Singapore Oakland Univ., USA Univ. Erlangen-Nrnberg, Germany Tohoku Univ., Japan Univ. of Ulster, Northern Ireland Boston Univ., USA TU Dresden, Germany National Chung Cheng Univ., Taiwan Sogang Univ., S. Korea Helsinki Univ. of Technology, Finland Wright State Univ. Dayton, USA Univ. of California San Diego, USA Hellenic Open Univ., Greece Imperial College, UK Lund Univ., Sweden Univ. of Florida, USA **IRISA**, France Purdue Univ., USA Chosun Univ., S. Korea Univ. of Central Florida, USA Northeastern Univ., USA Jackson State Univ., USA XILINX, Inc., USA Virginia Tech., USA Univ. of Paderborn, Germany Univ. of Paderborn, Germany Univ. of Paderborn, Germany Univ. of Bretagne Occidentale, France Univ. of Southern California, USA Vanderbilt Univ., USA Italian National Statistical Institute (ISTAT), Italy Politecnico di Milano, Italy Philips Research Europa, The Netherland Mentor Graphics, USA Univ. of Applied Sciences Nordhausen, Germany Politecnico di Milano, Italy Clemson Univ., USA OpenFPGA, USA Univ. of Florida, USA Daimler AG, Germany Imperial College, UK Univ. of Oslo, Norway Universit di Palermo, Italy New Jersey Institute of Technology, USA Darmstadt Univ. of Technology, Germany

# Contents

SESSION: WORLDCOMP + ERSA KEYNOTE	
How Engineering Mathematics can Improve Software David Lorge Parnas	3
SESSION: ERSA/WORLDCOMP TUTORIAL	
A Run-Time Evolvable Hardware Tutorial Jim Torresen	15
<i>SESSION:</i> INVITED SESSION - CREATING THE SCIENCE + ENGINEER FOR CYBER-SECURITY	RING
Logic Design for Access Control, Security, Trust and Assurance Shiu-Kai Chin	19
Science of Mission Assurance Sarah L. Muccio, Thomas N. J. Vestal	33
A Channel-theoretic Account of Separation Security Gerard Allwein, William Harrison	34
It Takes a Village (to create a science): From Crypto Science to Security Science Steven Borbash, Brad Martin, Robert Meushaw	42
<i>SESSION:</i> INVITED SESSION - RC + LBS: THE CONFLUENCE OF SEC HARDWARE AND PROGRAMMING LANGUAGES	URE
<b>3-D Extensions for Trustworthy Systems</b> <i>Ted Huffmire, Timothy Levin, Cynthia Irvine, Ryan Kastner, Timothy Sherwood</i>	45
<b>Declarative FPGA Circuit Synthesis using Kansas Lava</b> Andy Gill	55
<b>Towards Semantics-directed System Design and Synthesis</b> William Harrison, Benjamin Schulz, Adam Procter, Andrew Lukefahr, Gerard Allwein	65
SESSION: REGULAR SESSION - SECURITY: THREATS AND SOLUTION	ONS

Enforcing Information Flow Guarantees in Reconfigurable Systems with Mix-Trusted IP81Ryan Kastner, Jason Oberg, Wei Hu, Ali Irturk

Verifying the Authorship of Embedded IP Cores: Watermarking and Core Identification Techniques	
Jurgen Teich, Daniel Ziener	
<b>Establishing Dedicated Functions on FPGA Devices for High-Performance Cryptography</b> <i>Tim Guneysu</i>	104
<b>Elliptic Curve Cryptography on FPGAs: How Fast Can We Go with a Single Chip?</b> <i>Kimmo Jarvinen</i>	118
SESSION: REGULAR PAPERS	
Hardware Architecture for Simultaneous Arithmetic Coding and Encryption Amit Pande, Joseph Zambreno, Prasant Mohapatra	131
<i>SESSION:</i> REGULAR SESSION - RECONFIGURABLE AND EVOLVABI HARDWARE ARCHITECTURES	LE
Heterogeneous Accelerated BioinformaticsPerspectives for Cancer ResearchEric Stahlberg, Thomas Steinke, Melissa Smith, Sunita Chandrasekaran, Barbara Chapman	141
Reconfigurable and Evolvable Architectures and their Role in Designing Computational Systems	148
Andy Tyrrell	
<b>Next Generation Sequencing Data Processing. How reconfigurable computing can help?</b> <i>Dominique Lavenier</i>	157
<b>Design-Space Exploration of Systolic Arrays for Biosequence Algorithms</b> Jeremy Buhler, Roger Chamberlain, Arpith Jacob	158
SESSION: INVITED SESSION - RUNTIME ADAPTIVE EMBEDDED SYST AND ARCHITECTURES	EMS
i-Core: A Run-time Adaptive Processor for Embedded Multi-core Systems	163
Jorg Henkel, Lars Bauer, Michael Huebner, Artjom Grudnitsky	
Advanced Profiling of Applications for Heterogeneous Multi-Core Platforms Koen Bertels, Roel Meeuws, S. Arash Ostadzadeh	171
How Parameterizable Run-time FPGA Reconfiguration can Benefit Adaptive Embedded Systems Dirk Stroobandt, Karel Bruneel	184

#### **SESSION:** REGULAR PAPERS

A Transparent and Adaptable Multiple-ISA Embedded System

Mateus Beck Rutzig, Jair Fajardo Jr, Luigi Carro, Antonio Carlos Schneider Beck

## SESSION: INVITED SESSION - HOW TO EFFECTIVELY PROGRAM RECONFIGURABLE MULTI-CORE EMBEDDED SYSTEMS?

#### **INVITED TALKS**

How to Effectively Program Reconfigurable Multi-Core Embedded Systems?	
Pedro Pedro Diniz	
Heterogeneous Multicore Computing Challenges And Opportunities	209
Koen Bertels, Vlad-Mihai Sima, Georgi Kuzmanov	
Runtime Resource Management Techniques for Many-core Architectures The 2PARMA Approach	219
Alexandros Bartzas, Patrick Bellasi, Iraklis Anagnostopoulos, Cristina Silvano, William Fornaciari Dimitrios Soudris, Diego Melpignano, Chantal Ykman-Couvreur	,
A New Approach to Control and Guide the Mapping of Computations to FPGAs	231
Joao Cardoso, Razvan Nane, Pedro Diniz, Zlatko Petrov, Kamil Kratky, Koen Bertels, Michael Huebner, Fernando Goncalves, Jose Coutinho, George Constantinides, Bryan Olivier, Wayne Luk,	

Juergen Becker, Georgi Kuzmanov

#### SESSION: REGULAR PAPERS

#### A Heterogeneous Reconfigurable System-on-Chip: MORPHEUS

Florian Thoma, Matthias Kuhnle, Arnaud Grasset, Paul Brelet, Philippe Millet, Philippe Bonnot, Fabio Campi, Nikolaos S. Voros, Wolfram Putzke-Roeming, Axel Schneider, Michael Huebner, Klaus D. Muller-Glaser, Jurgen Becker

# SESSION: REGULAR SESSION - ADAPTIVE AND RECONFIGURABLE HARDWARE

Design Flows and Run Time Systems for Heterogeneous Multiprocessor Systems on253Programmable Chips (MPSoPCs)253

David Andrews

#### Can Run-time Reconfigurable Hardware be more Accessible?

Jim Torresen, Dirk Koch

243

255

# SAHA: A Self-Adaptive Hardware-Software System Architecture for Ubiquitous Computing 263 Applications

Pao-Ann Hsiung, Chun-Hsian Huang

## **SESSION:** REGULAR PAPERS

Evaluating Expression Trees in Hardware	
Lars Middendorf, Christophe Bobda	
Data-Transfer-Aware Memory Allocation for Dynamically Reconfigurable Accelerators in Heterogeneous Multicore Processors	282
Yosuke Ohbayashi, Hasitha Waidyasooriya, Masanori Hariyama, Michitaka Kameyama	
Placement and Routing Algorithm for Pipeline Architecture	289
Mayuko Koezuka, Akira Kuroda, Kenji Funaoka, Hidenori Matsuzaki, Takashi Yoshikawa, Shigeh Asano	iro
Accelerating Real-time processing of the ATST Adaptive Optics System using Coarse-grained Parallel Hardware Architectures	296
Vivek Venugopal, Kit Richards, Sam Barden, Thomas Rimmele, Brian Gregory, Luke Johnson	
A New Hardware/Software Partitioning Methodology Combining Search Space Smoothing and Discrete Particle Swarm Optimization	302
Yu Chen, Pranav Vaidya, Jaehwan Lee, Chandima Nadungodage, Yuni Xia, Ren-fa Li, Qiang Wu	
<b>Dynamic Reconfiguration on a Dynamically Reconfigurable Vision-chip Architecture</b> <i>Amarjargal Gundjalam, Minoru Watanabe</i>	309
A Scalable FPGA Vehicle Monitoring and Classification Architecture	314
Trancis Dowen, Juenwan Lee, Eliza Du	
SESSION: SHORT PAPERS	
<b>The Tools Have Arrived: Two-Command Compilation and Execution of Scalable,</b> <b>Multi-FPGA Applications</b> <i>Brian Holland</i>	323
Statistical Data Generation System for Scientific Applications	327
Andrea Abba, Francesco Caponio, Paolo Baruzzi, Angelo Geraci, Giancarlo Ripamonti	
An FPGA Based on Synchronous/Asynchronous Hybrid Architecture with Area-Efficient FIFO Interfaces	331
Masanori Hariyama, Yoshiya Komatsu, Shota Ishihara, Ryoto Tsuchiya, Michitaka Kameyama	

## **SESSION:** POSTERS

Synthesis of Simulink based Models for Parallel Architectures including FPGAs and Multi-core Processors for an Infrared Scene Generator System	
Rhonda Gaede, Chris Smeal, Jeff Kulick	
SESSION: LATE PAPERS	
Cybersecurity: From Engineering to Science	341
Carl Landwehr	
Rapid Implementation of Floating-point Computations Using Phase-coherent Dynamically Configurable Pipelines	344
David Rutishauser, Robert Shuler	
NAC: A Lightweight Intermediate Representation for ASIP Compilers	351
Nikolaos Kavvadias, Konstantinos Masselos	
Automatic Tailoring of Configurable Vector Processors for Scientific Computations	355
David Rutishauser, Mark Jones	
Optimizing the Costs of Communication Infrastructure in Message-Based Multicore	359
Lars Middendorf, Christian Haubelt, Christophe Bobda	
A Reconfigurable Computing Multiple Processor Framework with Hybrid Pipeline Scheduling	361
Darcy Cook Kan Farans Bob McLand	

Darcy Cook, Ken Ferens, Bob McLeod